

Ripes

File Edit View Help

     93 ms  

1C0
1010
01
Editor

Processor

Cache

Memory

I/O

Source code

Input type: ☒ Assembly ☐ C Executable code

View mode: ☐ Binary ☒ Disassembled  

1 li t1, 15

2 li t2, 8

3 add t0, t1, t2

4 li s0, 0x1000000

5 sw t0, 0(s0)

6 lw s1, 4(s0)

7 bgez s1, fin

8 nop

9 nop

10 li s1, 255

11 nop

12 nop

13 fin: j fin

0: 00f00313 addi x6 x0 15

4: 00800393 addi x7 x0 8

8: 007302b3 add x5 x6 x7

c: 10000437 lui x8 0x10000

10: 00542023 sw x5 0 x8

14: 00442483 lw x9 4 x8

18: 0004dc63 bge x9 x0 24 <fin>

1c: 00000013 addi x0 x0 0

20: 00000013 addi x0 x0 0

24: 0ff00493 addi x9 x0 255

28: 00000013 addi x0 x0 0

2c: 00000013 addi x0 x0 0

00000030 <fin>:

30: 0000006f jal x0 0 <fin>

Console

GPR

Name	Alias	Value
x0	zero	0x00000000
x1	ra	0x00000000
x2	sp	0x7fffffff0
x3	gp	0x10000000
x4	tp	0x00000000
x5	t0	0x00000000
x6	t1	0x00000000
x7	t2	0x00000000
x8	s0	0x00000000
x9	s1	0x00000000
x10	a0	0x00000000
x11	a1	0x00000000
x12	a2	0x00000000
x13	a3	0x00000000
x14	a4	0x00000000
x15	a5	0x00000000
x16	a6	0x00000000
x17	a7	0x00000000

Display type:

Hex

Processor: Single-cycle processor ISA: RV32IM

seudo instrucción	Instrucción	Tipo	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
li t1, 15	addi x6,x0,15	I	imm												rs1					funct3			rd					opcode													
			0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	0	0	1	1						
			0				0				f				0				0				3				1				3										
li t2, 8	addi x7,x0,15	I	imm												rs1					funct3			rd					opcode													
			0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	1	1						
			0				0				a				0				0				3				9				3										
add t0, t1, t2	add x5, x6, x7	R	funct7								rs2				rs1					funct3			rd					opcode													
			0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	1	1	0	0	0	0	0	0	1	0	1	0	1	0	1	1	0	0	1	1			
			0				0				7				3				0				2				b				3										
li s0, 0x10000000	lui x8, 0x10000000	U	imm																rd					opcode																	
			1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	0	1	1	1					
			1				0				0				0				0				4				3				7										
	addi x8, x8, 0	I	imm												rs1					funct3			rd					opcode													
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	1	1					
			0				0				0				4				0				4				1				3										
sw t0, 0(s0)	sw x5, 0(x8)	S	imm								rs2				rs1					funct3			imm					opcode													
			0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	1	1						
			0				0				5				4				2				0				2				3										
lw s1, 4(s0)	lw x9, 4(x8)	I	imm												rs1					funct3			rd					opcode													
			0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	1	0	0	0	1	1						
			0				0				4				4				2				4				8				3										
bgez s1, fin	bge s1, s0, 0x018	B	imm								rs2				rs1					funct3			imm					opcode													
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	1	1	0	0	0	1	1	0	0	0	0	1	1						
			0				0				0				4				d				c				6				3										
j, fin	jal x0, 0x0	J	imm																rd					opcode																	
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1	1	1						
			0				0				0				0				0				0				e				f										

